



# TG16C550M

## UART with 16-byte FIFO

### Features

- IBM PC/AT™ and PS/2™ compatible UART
- 16 byte transmit-receive FIFO
- Selectable receive trigger levels
- Programmable baud rate generator
- Modem control signals
- Low Power operation at 3.3V or 5V
- 5, 6, 7, 8 Bit characters selection
- Even, Odd, No parity, or Force parity generations
- Status report capability
- Compatible with industry standard 16C450 UART

### Applications

- High speed modems
- Serial printers
- Monitoring equipment
- Add on I/O cards
- Serial networking
- POS Systems
- PC-104 Boards
- Embedded Systems
- PCI interface cards
- Compact PCI interface cards

### Ordering Information

Part Number	Package	Temperature
TG16C550CPM	40 Pin DIP	0°C to 70°C
TG16C550CJM	44 Pin PLCC	0°C to 70°C
TG16C550CLQM	48-Pin LQFP	0°C to 70°C


The C temperature product will operate over the Industrial Temperature range (-40°C to +85°C ). Contact Factory for 100% testing of Industrial Temperature ranges.

### General Description

The TG16C550 is a single-channel high performance UART offering data rates up to 1.0 Mbps. The TG16C550 is a functional upgrade of the industry standard 16C450 with the addition of a 16-byte transmit and receive FIFO. The TG16C550 performs serial-to-parallel conversions on data received from a peripheral device or modem and parallel-to-serial conversion on data received from its CPU.

The TG16C550 is ideally suited for PC or embedded systems applications, such as high speed COM ports or internal modems. The TG16C550 is available in 40-pin plastic Dip, 44-pin PLCC, or a 48-pin LQFP package. It is fabricated in a CMOS process to achieve low power drain and high-speed performance.

### 44 Pin Plastic PLCC Package




**Twist Semiconductor believes the information in this document to be accurate and reliable. However, it is subject to change without notice. No responsibility is assumed by Twist Semiconductor for its use, nor for infringement of patent or other rights of third parties.**

**- SEE IMPORTANT NOTICE AT THE END OF THIS DOCUMENT -**


# TG16C550M

UART with 16-byte FIFO



40 Pin Plastic Dip Package

48 Pin Plastic LQFP or TQFP Package






# TG16C550M

UART with 16-byte FIFO

TG16C550M Block Diagram




# TG16C550M

UART with 16-byte FIFO



Pin	40	44	48	Type	Description
NC	-	1	1,6	-	No connection.
D0	1	2	43	I/O	Data bus. Eight data lines with tri-state outputs provided as a bi-directional path for data. D0 is the least significant bit of the data bus and the first data bit in transmit or receive serial data stream.
D1	2	3	44	I/O	Data bus bit-1. See D0 description.
D2	3	4	45	I/O	Data bus bit-2. See D0 description.
D3	4	5	46	I/O	Data bus bit-3. See D0 description.
D4	5	6	47	I/O	Data bus bit-4. See D0 description.
D5	6	7	2	I/O	Data bus bit-5. See D0 description.
D6	7	8	3	I/O	Data bus bit-6. See D0 description.
D7	8	9	4	I/O	Data bus bit-7. Most significant bit of the data bus. See D0 description.
RCLK	9	10	5	I	Receive clock input. 16X baud rate input clock for the receiver section of the TG16C550. To utilize the internal baud rate generator, RCLK must be externally connected to Baud
RX	10	11	7	I	Serial data input.
NC	-	12	13,21	-	No. connection.
TX	11	13	8	O	Serial data output.
CS0	12	14	9	I	Active high chip select. See -CS2.
CS1	13	15	10	I	Active high chip select. See -CS2.
-CS2	14	16	11	I	Active low chip select. When CS0=high, CS1=high, and -CS2=low, these three inputs, select the TG16C550. If any of these inputs are inactive, the TG16C550 remains inactive.
-BAUD	15	17	12	O	Active low baud rate generator clock output. This signal should be connected externally to RCLK pin to provide receive clock.
Ext/Xtal1	16	18	14	I	Crystal oscillator input or External clock input pin. This signal input is used in conjunction with XTAL2 to form a feedback circuit for the baud rate generator's oscillator. External 1M $\Omega$ resistor with two capacitors (10pF) connected from each side of the XTAL1 and XTAL2 to GND are required to form a crystal oscillator circuit. See Illustration.
XTAL2	17	19	15	O	Crystal oscillator output or buffered clock output (when external clock is used as clock source). This pin should be left open when an external clock is provided to XTAL1.



# TG16C550M

## UART with 16-byte FIFO

Pin	40	44	48	Type	Description
-IOW	18	20	16	I	Active low I/O Write input. CPU is allowed to write data into a selected register. The data write operation, depends upon chip selects (CS0-2) and A0-2 address lines. When this signal is used for I/O write operation, IOW signal should be tied to GND (inactive).
IOW	19	21	17	I	Active high I/O Write input. Compliment of the -IOW signal. Only one signal can be active during I/O write operation. When -IOW is used to write the chip, -IOW should be tied VCC (inactive).
GND	20	22	18	PWR	Supply ground.
NC	-	23	25,36		No connection.
-IOR	21	24	19	I	Active low I/O Read input. Enables selected register to output data to D0-7 bus. The data output depends upon chip selects (CS0-2) and A0-2 address lines. When -IOR is used to read from the chip, IOR should be tied GND (inactive).
IOR	22	25	20	I	Active high I/O Read input. Compliment of the -IOR signal. Only one signal can be active during I/O read operation. When IOR is used to read from the chip, -IOR should be tied VCC (inactive).
-DDIS	23	26	22	O	Active low external transceiver drive enable. This pin goes low when CPU is reading from the TG16C550 internal registers. This output is high to disable the external transceiver drive and can be left open if no external transceiver is used.
-TXRDY	24	27	23	O	Active low transmitter ready. Transmit DMA signaling is available with this pin. In FIFO mode, one of two types of DMA signaling can be selected using FCR bit-3. DMA mode [0]: (FCR bit-3=0) supports single transfer DMA in which a transfer is made between CPU bus cycle. -TXRDY pin will be low (active) when there are no characters in the transmit FIFO, transmit holding register. DMA mode [1]: (FCR bit-3=1) supports multi transfer DMA in which multiple transfers are made continuously until transmit FIFO has been filled. This pin will become inactive (high) when transmit FIFO is completely full.
-AS	25	28	24	I	Active low address strobe. When -AS is active, address (A0-2) and chip selects (CS0-2) drive the internal registers directly. Low to high transition of the -AS latches the A0-2 and CS0-2 signals. This pin is used when address and chip selects are not stable during read or write cycles. If this function is not required, the pin can be tied to GND.
A2	26	29	26	I	Address select bit-2, see A0 description.
A1	27	30	27	I	Address select bit-1, see A0 description.
A0	28	31	28	I	Address Select bit-0, of the Register select address lines. These lines from the CPU determine which internal register is accessed.

# TG16C550M

UART with 16-byte FIFO



Pin	40	44	48	Type	Description
-RXRDY	29	32	29	O	Active low receive data ready. Receive DMA signaling is available with this pin. In the FIFO mode, one of two types of DMA signaling can be selected using FCR bit-3. DMA mode [0]: (FCR bit-3=0) supports single transfer DMA (16C450 mode) in which a transfer is made between CPU bus cycles. The -RXRDY pin will be active low when at least one character is in the receive holding register FIFO. -RXRDY pin will be inactive (high) when no more characters are in the FIFO or holding register. DMA mode [1]: (FCR bit-3=1) supports multi transfer DMA in which multiple transfers are made continuously until the receive FIFO is emptied. The -RXRDY pin will be low active when trigger level or the time-out has been reached.
INT	30	33	30	O	Active high interrupt output. This signal goes high (active) when an interrupt condition occurs. Interrupt out is gated with IER bit 0-3.
NC	-	34	37,48		No connection.
-OP2	31	35	31	O	Active low general-purpose user define output 2. It is set to high (inactive) after a hardware reset or during internal loop-back mode.
-RTS	32	36	32	O	Active low request-to-send signal. It is set to high (inactive) after a hardware reset or during internal loop-back mode. When low, this indicates that Modem or data set is ready to establish a communication link. -RTS has no effect on the transmitter or receiver.
-DTR	33	37	33	O	Active low data-terminal-ready signal. It is set to high (inactive) after a hardware reset or during internal loop-back mode. When low, this output indicates to the Modem or data set that the UART is ready to establish a communication link. -DTR has no effect on the transmitter or receiver.
-OP1	34	38	24	O	Active low general-purpose user define output 1. It is set to high (inactive) after a hardware reset or during internal loop-back mode.
RESET	35	39	35	I	Active high hardware reset. Resets all internal registers to known value.
-CTS	36	40	38	I	Active low clear-to-send signal. When low this indicates that Modem or data set is ready to exchange data. -CTS has no effect on the transmitter.
-DSR	37	41	39	I	Active low data-set-ready signal. Indicates modem or date set is on and ready for data transmission.
-CD	38	42	40	I	Active low Carrier-detect signal. When low, indicates the Modem or data set has detected the data carrier. -CD has no effect on the transmitter.
-RI	39	43	41	I	Active low ring-detect signal. Indicates the modem has received a ring signal. A positive transition will generate an interrupt.
VCC	40	44	42	PWR	Supply voltage.



# TG16C550M

UART with 16-byte FIFO


## Internal Registers

A2	A1	A0	READ MODE	WRITE MODE
0	0	0	Receive Holding Register (RHR)	Transmit Holding Register (THR)
0	0	1	Interrupt Enable Register (IER)	Interrupt Enable Register (IER)
0	1	0	Interrupt Identification Register (IIR)	FIFO Control Register (FCR)
0	1	1		Line Control Register (LCR)
1	0	0		Modem Control Register (MCR)
1	0	1	Line Status Register (LSR)	
1	1	0	Modem Status Register (MSR)	
1	1	1	Scratchpad Register (SPR)	Scratchpad Register (SPR)
0	0	0	LSB of Divisor Latch (DLL)	LSB of Divisor Latch (DLL)
0	0	1	MSB of Divisor Latch (DLM)	MSB of Divisor Latch (DLM)

Divisor Latch registers are only accessible when Line Control Register (LCR) bit-7 is set to a logic 1.

# TG16C550M

UART with 16-byte FIFO



Register Table

A2 A1 A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0 0 0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0 0 0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0 0 1	IER	0	0	0	0	modem status interrupt	receive line status interrupt	transmit holding register	receive holding register
0 1 0	FCR	RCVR trigger (MSB)	RCVR trigger (LSB)	0	0	DMA mode select	XMIT FIFO reset	RCVR FIFO reset	FIFO enable
0 1 0	IIR	FIFO enabled	FIFO enabled	0	0	INT priority bit-2	INT priority bit-1	INT priority bit-0	INT status
0 1 1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1 0 0	MCR	0	0	0	loop back	OP2	OP1	RTS	DTR
1 0 1	LSR	FIFO error	transmit empty	transmit holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1 1 0	MSR	CD	RI	DSR	CTS	delta -CD	delta -RI	delta -DSR	delta -CTS
1 1 1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0 0 0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0 0 1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

**DLL and DLM are accessible only when LCR Bit-7=1.**



### UART OPERATION

#### Transmitter Holding Register (THR)

The UART transmitter section of the TG16C550 consists of a transmitter holding register (THR) and a transmitter shift register (TSR). The THR is actually a 16-byte FIFO. Transmitter section control is a function of the UART line control register. The UART THR receives data off the internal data bus and when the shift register is idle, moves it into the TSR. The TSR serializes the data and outputs it at TX. In the 16C450 mode, if the THR is empty and the transmitter holding register empty (THRE) interrupt is enabled (IER-1=1), an interrupt is generated. This interrupt is cleared when a character is loaded into the register. In the FIFO mode, the interrupts are generated based on the control setup in the FIFO control register.

#### Receive Holding Register (RHR)

The UART receiver section of the TG16C550 consists of a receiver shift register (RSR) and a receiver holding register (RHR). The RHR is actually a 16-byte FIFO. Timing to receive holding register is supplied by the 16x-receiver clock (RCLK). Receiver section control is a function of the UART line control register.

The UART RHR receives serial data from RX. The RSR then concatenates the data and moves it into the RHR FIFO. In the 16C450 mode, when a character is placed in the receiver holding register and the received data available interrupt is enabled (IER-0=1), an interrupt is generated. This interrupt is cleared when the data is read out of the receiver holding register. In the FIFO mode, the interrupts are generated based on the control setup in the FIFO control register.

#### Interrupt Enable Register (IER)

The interrupt enables register enables each of the five types of interrupts and INT pin response to an interrupt generation. The interrupt enable register can also be used to disable the interrupt system by setting bits 0-3 to logic 0. The contents of this register are described below.

##### IER Bit-0:

0 = Disable the received data available interrupt.  
1 = Enables the received data available interrupt.

##### IER Bit-1:

0 = Disable the transmitter holding register empty interrupt.  
1 = Enable the transmitter holding register empty interrupt.

##### IER Bit-2:

0 = Disables the receiver line status interrupt.  
1 = Enables the receiver line status interrupt.

##### IER Bit-3:

0 = Disables the modem status interrupt.  
1 = Enables the modem status interrupt.

##### IER Bits 4-7:

These bits are not used (always set to 0).

#### Interrupt Identification Register (IIR)

The UART has an on chip interrupt generation and prioritization capability that permits a flexible interface with most popular microprocessors.

##### IIR Bit-0:

0 = An interrupt is pending. Used either in a hardware prioritized or polled interrupt system.  
1 = No interrupt is pending.

##### IIR Bits 1-2:

The UART provides four prioritized levels of interrupts:

- Priority 1 - Receiver line status (highest priority) (LSR)
- Priority 2 - Receiver data ready (RXRDY)
- Priority 2 - Receiver character time-out (RXRDY)
- Priority 3 - Transmitter holding register empty (TXRDY)
- Priority 4 - Modem status (lowest priority) (MSR)

When an interrupt is generated, the interrupt identification register indicates that an interrupt is pending and encodes the type of interrupt in its three least significant bits (bits 0, 1, and 2).

#### Interrupt Priority decode

Bit-3	Bit-2	Bit-1	Bit-0	Interrupt source
0	1	1	0	Receive line status register
0	1	0	0	Receive data ready
1	1	0	0	Receive time-out
0	0	1	0	Transmit holding empty
0	0	0	0	Modem status register

The bits are used to identify the highest priority interrupt pending.

##### IIR Bit-3:

0 = In the 16C450 mode. In FIFO mode, this bit is set along with bit-2 to indicate that a time-out interrupt is pending.

##### IIR Bits 4-5:

These bits are not used (always reset at 0).

# TG16C550M

## UART with 16-byte FIFO



### IIR Bits 6-7:

0 = In the 16C450 mode.  
1 = When FCR-0 is equal to 1.

### FIFO control register (FCR)

The FIFO control register (FCR) is a write only register. The (FCR) enables and clears the FIFO, sets the receiver FIFO trigger level, and selects the type of DMA signaling.

### FCR Bit-0:

0 = 16C450 mode, disables the transmitter and receiver FIFO.  
1 = Enables the transmitter and receiver FIFO. This bit must be set to 1 when other (FCR) bits are written to or they are not programmed. Changing this bit clears the FIFO.

### FCR Bit-1:

0 = Normal operation  
1 = Clears all bytes in the receiver FIFO and resets its counter logic to 0. The shift register is not cleared. The one that is written to this bit position is self-clearing.

### FCR Bit-2:

0 = Normal operation  
1 = Clears all bytes in the transmit FIFO and resets its counter logic to 0. The shift register is not cleared. The one that is written to this bit position is self-clearing.

### FCR Bit-3:

0 = Mode [0]:  
Supports single transfer DMA (16C450 mode) in which a transfer is made between CPU bus cycle.

### -RXRDY Pin:

Will be active low when there is at least one character in receive holding register or FIFO. -RXRDY pin will be inactive (high) when there are no more characters in the FIFO or holding register. This pin will also be active low when the trigger level or time-out has been reached. Supports multi transfer DMA in which multiple transfers are made continuously until transmit FIFO has been filled. This pin will become inactive (high) when the transmit FIFO is completely full or reached trigger level.

### -TXRDY Pin:

Will be active low when there are no characters in the transmit FIFO, transmit holding register or until transmit the FIFO has been filled. This pin will become inactive (high) when transmit FIFO is completely full.

1 = Mode [1]:

Supports multi transfer DMA in which multiple transfers are made continuously until the receive FIFO is emptied.

### FCR bits 4-5:

These bits are not used.

### FCR Bits 6-7:

These bits are used to set the trigger level for the receiver FIFO interrupts.

### Receive trigger levels (BYTES)

Bit-7	Bit-6	RX FIFO trigger level
0	0	1
0	1	4
1	0	8
1	1	14

### Line Control Register (LCR)

The system programmer controls the format of the asynchronous data communication exchange through the line control register. In addition, the programmer is able to retrieve, inspect, and modify the contents of the line control register; this eliminates the need for separate storage of the line characteristics in system memory.

### LCR Bits 0-1:

These two bits specify the number of bits in each transmitted or received serial character.

### Word Length

Bit-1	Bit-0	Word length
0	0	5 bits
0	1	6 bits
1	0	7 bits
1	1	8 bits

### LCR Bit-2:

This bit specifies, 1, 1-1/2, or 2 stop bits in each transmitted character. When bit-2 is reset to 0, one stop bit is generated in the data. When bit-2 is set to 1, the number of stop bits generated is dependent on the word length selected with bits 0 and 1. The receiver clocks only the first stop bit regardless of the number of stop bits selected. The number of stop bits generated in relation to word length and bit-2.



# TG16C550M

## UART with 16-byte FIFO

### Stop Bits

Bit-2	Word length	Stop bit(s)
0	X	1
1	5 bits	1-1/2
1	6 bits	2
1	7 bits	2
1	8 bits	2

### LCR Bit-3:

0 = Parity is disabled. No parity is generated or checked.  
 1 = Parity bit is generated in transmitted data between the last data word bit and the first stop bit. In received data, parity is checked.

### LCR Bit-4:

0 = ODD parity select bit. When parity is enabled by bit-3, a 1 in bit-4 produces odd parity (an odd number of 1's in the data and parity bits).  
 1 = Even parity select bit. When parity is enabled by bit-3, a 1 in bit-4 produces even parity (an even number of 1's in the data and parity bits).

### LCR Bit-5:

0 = Stick parity is disabled.  
 1 = Stick parity bit. When bits 3-5 are set to 1 the parity bit is transmitted and checked as a 0. When bits-3 and 5 are 1's and bit-4 is a 0, the parity bit is transmitted and checked as 1.

### LCR Parity selection

Bit-5	Bit-4	Bit-3	Parity type
X	X	0	No parity
0	0	1	Odd parity
0	1	1	Even parity
1	0	1	Forced parity "1"
1	1	1	Forced parity "0"

### LCR Bit-6:

0 = Normal operation. Break condition is disabled and has no effect on the transmitter logic.  
 1 = Force a break condition. A condition where TX is forced to the space (low) state.

### LCR Bit-7:

0 = Normal operation.  
 1 = Divisor latch enable. Must be set to 1 to access the divisor latches of the baud generator during a read or write. Bit-7 must be reset to 0 during a read or write to the receiver holding, transmitter holding, or interrupt enable registers.

### Modem Control Register (MCR)

The modem control register is an 8-bit register that controls an interface with a modem, data set, or peripheral device that is emulating a modem.

### MCR Bit-0:

0 = Sets the -DTR output pin to high.  
 1 = Sets the -DTR output pin to low.

### MCR Bit-1:

0 = Sets the -RTS output pin to high.  
 1 = Sets the -RTS output pin to low.

### MCR Bit-2:

0 = Sets the -OP1 output pin to high.  
 1 = Sets the -OP1 output pin to low.

### MCR Bit-3:

0 = Sets the -OP2 output pin to high.  
 1 = Sets the -OP2 output pin to low.

### MCR Bit-4:

0 = Normal operation.  
 1 = Internal loop back mode. Provides a local loop-back feature for diagnostic testing of the UART. When LOOP is set to 1, the following occurs:

The transmitter TX pin is set to high.  
 The receiver RX pin is disconnected.  
 The output of the transmitter shift register is looped back into the receiver shift register input.  
 The four modem inputs (-CTS, -DSR, -CD and -RI) pins are disconnected. The four modem outputs (-DTR, -RTS, -OP1, and -OP2) pins are internally connected to the four modem inputs. The four modem outputs are forced to the high levels.

In the diagnostic mode, data that is transmitted is immediately received. This allows the processor to verify transmit and receive data paths to the UART. The receiver and transmitter interrupts are fully operational. The modem control interrupts are also operational, but the modem control interrupt sources are now the lower four bits of the modem control register instead of the four modem control inputs. All interrupts are still controlled by the interrupt enable register.

# TG16C550M

UART with 16-byte FIFO



## **MCR bits 5-7:**

These bits are not used.

## **Line Status Register (LSR)**

The line status register provides information to the CPU concerning the status of data transfers. The line status register is intended for read operations only; writing to this register is not recommended. Bits 1-4 are the error conditions that produce a receiver line status interrupt.

### **LSR Bit-0:**

0 = No data in receive holding or FIFO.

1 = Data ready indicator for the receiver. This bit is set to 1 whenever a complete incoming character has been received and transferred into the receiver holding register or the FIFO. It is reset to 0 by reading all of the data in the receiver holding register or the FIFO.

### **LSR Bit-1:**

0 = Normal operation. No overrun error.

1 = It indicates that before the character in the receiver holding register was read, it was over written by the next character transferred into the register. OE is reset every time the CPU reads the contents of the line status register. If the FIFO mode data continues to fill the FIFO beyond the trigger level, an overrun error occurs only after the FIFO is full and the next character has been completely received in the shift register. An overrun error is indicated to the CPU as soon as it happens. The character in the shift register is overwritten, but it is not transferred to the FIFO.

### **LSR Bit-2:**

0 = Normal operation. No parity error.

1 = It indicates that the parity of the received data character does not match the parity selected in the line control register. PE is reset every time the CPU reads the contents of the line status register. In the FIFO mode, this error is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO.

### **LSR Bit-3:**

0 = Normal operation. No framing error.

1 = Indicates the received character did not have a valid stop bit. FE is reset every time the CPU reads the contents of the line status register. In the FIFO mode, this error is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO. The UART tries to re-synchronize after a framing error. To accomplish this, it is assumed the framing error is due to the next start bit.

### **LSR Bit-4:**

0 = Normal operation.

1 = It indicates that the received data input was held in the logic low state for longer than a full word transmission time. A full word transmission time is defined as the total time to transmit the start, data, parity, and stop bits. BI is reset every time the CPU reads the contents of the line status register. In the FIFO mode, this error is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO.

### **LSR Bit-5:**

0 = At least one byte is written to the transmit FIFO or transmit holding register.

1 = Transmitter holding register is empty, indicating that the UART is ready to accept a new character. If the THRE interrupt is enabled when THRE is set to 1, an interrupt is generated. THRE is set to 1 when the contents of the transmitter holding register are transferred to the transmitter shift register.

### **LSR Bit-6:**

0 = When either the transmitter holding register or the transmitter shift register contains a data character.

1 = Transmitter holding register and the transmitter shift register are both empty.

### **LSR Bit-7:**

0 = In the 16C450, this bit is always reset to 0.

1 = In the FIFO mode, at least one parity, framing, or break error in the FIFO. It is cleared when the microprocessor reads the LSR and there are no subsequent errors in the FIFO.

## **Modem Status Register (MSR)**

The modem status register is an 8-bit register that provides information about the current state of the control lines from the modem, data set, or peripheral device to the CPU. Additionally, four bits of this register provide change information, when input from the modem changes state, the appropriate bit is set to 1. All four bits are reset to 0 when the CPU reads the modem status register.

### **MSR Bit-0:**

0 = No change to -CTS input.

1 = Indicates that the -CTS input has changed state since the last time it was read by the CPU. When interrupt is enabled, a modem status interrupt is generated.



# TG16C550M

## UART with 16-byte FIFO

### MSR Bit-1:

0 = No change to -DSR input.  
1 = Indicates that the -DSR input has changed state since the last time it was read by the CPU. When interrupt is enabled, a modem status interrupt is generated.

### MSR Bit-2:

0 = No change to -RI input.  
1 = Indicates that the -RI input has changed from a low to a high level. When -RI is set to 1 and the modem status interrupt is enabled, a modem status interrupt is generated.

### MSR Bit-3:

0 = No change to -CD input.  
1 = Indicates that the -CD input has changed state since the last time it was read by the CPU. When interrupt is enabled, a modem status interrupt is generated.

### MSR Bit-4:

Complement of the clear to send (-CTS) input. When the UART is in the diagnostic test mode, bit is equal to -RTS.

### MSR Bit-5:

Complement of the data set ready (-DSR) input. When the UART is in the diagnostic test mode, bit is equal to -DTR.

### MSR Bit-6:

Complement of the ring indicator (-RI) input. When the UART is in the diagnostic test mode, bit is equal to -OP1.

### MSR Bit-7:

Complement of the data carrier detect (-CD) input. When the UART is in the diagnostic test mode, bit is equal to -OP2.

### Scratch Pad Register (SPR)

The scratch pad register is an 8-bit register that is intended for programmer use as a scratch pad in the sense that it temporarily holds the programmer data without affecting any other UART operation.

### Programmable Baud-Rate Generator

The UART contains a programmable baud generator that takes a clock input in the range between 1 MHz and 24 MHz and divides it by a divisor in the range between 1 and  $(2^{16}-1)$ . The output frequency of the baud generator is 16 times the baud rate. Two 8-bit registers, called divisor latches, store the divisor in a 16-bit binary format. These divisor latches must be loaded during initialization of the UART in order to ensure desired operation of the baud generator. When either of the divisor latches is loaded, a 16-bit baud counter is also loaded to prevent long counts on initial load.

### Baud rate generator programming table @ 1.8432 MHz

Baud out	DLM (hex)	DLL (hex)
115.2k	00	01
57.6k	00	02
38.4k	00	03
19.2k	00	06
9600	00	0C
2400	00	30
1200	00	60
600	00	C0
300	01	80
150	03	00
50	09	00

### FIFO interrupt mode operation

When the receiver FIFO and receiver interrupts are enabled (FCR-0=1, IER-0=1, IER-2=1), a receiver interrupt occurs as follows:

The received data available interrupt issued to the microprocessor when the FIFO has reached its programmed trigger level. It is cleared when the FIFO drops below its programmed trigger level. The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt, it is cleared when the FIFO drops below the trigger level.

The receiver line status interrupt has higher priority than the received data available interrupt. The data ready bit (LSR-0) is set when a character is transferred from the shift register to the receiver FIFO. It is reset when the FIFO is empty.

When the receiver FIFO and receiver interrupts are enabled, FIFO time-out interrupt occurs when the following conditions exist:

At least one character is in the FIFO.

The most recent serial character was received more than four continuous character times ago (if two stop bits are programmed, the second one is included in this time delay).

The most recent microprocessor read of the FIFO occurred more than five continuous character times ago. When a time-out interrupt has occurred, it is cleared and the timer is reset when the microprocessor reads one character from the receiver FIFO.

# TG16C550M

UART with 16-byte FIFO




When a time-out interrupt has not occurred, the time-out timer is reset after a new character is received or after the microprocessor reads the receiver FIFO.

When the transmitter FIFO and THRE interrupt are enabled (FCR-0=1, IER-1=1), transmit interrupts occur as follows:

The occurrence of transmitter holding register empty interrupt is delayed one character time minus the last stop bit time when there have not been at least two bytes in the transmitter FIFO at the same time since the last time the transmitter FIFO was empty. It is cleared as soon as the transmitter holding register is written to (1 to 16 characters may be written to transmit FIFO while servicing this interrupt) or the IIR is read. The first transmitter interrupt after changing FCR is immediate if it is enabled.

The transmitter empty indicator is delayed one character time when there has not been at least two bytes in the transmitter FIFO at the same time since the last time that TEMT=1. TEMT is set after the stop bit has been completely shifted out.

The transmitter FIFO empty indicator works the normal way in this mode and is not delayed. Character time-out and receiver FIFO trigger-level interrupts have the same priority as the current received data available interrupt.



Typical Crystal Oscillator Circuitry

## Master reset conditions

Register	Bits	State
IER	Bit 0-7	0
FCR	Bit 0-7	0
IIR	Bit-0	1
IIR	Bit 1-7	0
LCR	Bit 0-7	0
MCR	Bit 0-7	0
LSR	Bit 0-4	0
LSR	Bit 5-6	1
LSR	Bit-7	0
MSR	Bit 0-3	0
SPR	Bit 0-7	AA
DLL	Bit-0	1
DLL	Bit 1-7	0
DLM	Bit 0-7	0



# TG16C550M

UART with 16-byte FIFO

### Absolute Maximum Ratings

Supply Range	6 Volts
Voltage at any pin	GND - 0.3 to VCC +0.3
Operating Temperature	-10° C to 75° C
Storage Temperature	-65° C to 150° C
Package Dissipation	500 mW
ESD	±2000 Volts
Latch up	220 mA

### DC Electrical Specifications

T = 0°C to 70°C (T= -40°C to +85°C for industrial "I" grade tested parts), VCC= 3.3V to 5V ±10% unless otherwise specified.

Symbol	Parameter	Limits 3.3V		Limits 5V		Unit	Condition
		Min	Max	Min	Max		
Viclk	Clock input low level	-0.3	0.6	-0.5	0.6	V	External clock
Vihck	Clock input high level	2.0	VCC	2.4	VCC	V	External clock
Vil	Input low level	-0.3	0.8	-0.5	0.8	V	
Vih	Input high level	2.0	VCC	2.4	VCC	V	
Vol	Output low level				0.4	V	I <sub>ol</sub> = 4 mA
Voh	Output high level			2.4		V	I <sub>oh</sub> = -4 mA
Vil	Output low level		0.4			V	I <sub>ol</sub> = 2 mA
Voh	Output high level	2.0				V	I <sub>oh</sub> = -2 mA
Iil	Input leakage current		±10		±10	µA	
Icc	Operating current		2.0		4.0	mA	
Cp	Input pin Capacitance		10		10	pF	

# TG16C550M

UART with 16-byte FIFO



## AC Electrical Specifications

T=0°C to 70°C (T=-40°C to +85°C for industrial "I" tested grade parts), VCC=3.3V to 5V ±10% unless otherwise specified.

Symbol	Parameter	Limits 3.3V		Limits 5V		Unit	Condition
		Min	Max	Min	Max		
T1w	Reset strobe width	350		250		ns	
T2w	-AS strobe width	20		15		ns	
T3s	A0-A2 setup time	60		45		ns	
T4h	A0-A2 hold time	0		0		ns	
T5w	CS0-CS2 strobe width	50		35		ns	
T5s	Chip select setup time	20		15		ns	
T6h	Chip select hold time	0		0		ns	
T7s	-IOR/IOR setup time	20		15		ns	-AS=0
T8s	-IOR/IOR setup time	20		15		ns	-AS=0
T9w	-IOR/IOR strobe width	60		45		ns	
T10h	-IOR/IOR hold time	30		20		ns	-AS=0
T11h	-IOR/IOR hold time	30		20		ns	-AS=0
T12s	D0-D7 setup time	30		20		ns	
T13h	D0-D7 hold time		20		15	ns	
T14d	-IOR/IOR to -DDIS out		50		35	ns	
T15s	-IOW/IOW setup time	25		15		ns	-AS=0
T16s	-IOW/IOW setup time	25		15		ns	-AS=0
T17h	-IOW/IOW hold time	30		20		ns	-AS=0
T18h	-IOW/IOW hold time	30		20		ns	-AS=0
T19w	-IOW/IOW strobe width	35		25		ns	
T20s	D0-D7 setup time	30		20		ns	
T21h	D0-D7 hold time		30		20	ns	
T22d	Delay from THR write to -TXRDY high		80		55	ns	100 pf load
T23d	Delay from Start bit to -TXRDY low		8		8		Rclk
T24d	Delay from Stop bit to set interrupt	8	9	8	9	Rclk	
T25d	Delay from RHR read to Reset interrupt		120		90	ns	100 pf load
T26d	Delay from Stop bit to set -RXRDY low		1		1	Rclk	
T27d	Delay from RHR trigger Level to -RXRDY low	8	9	8	9	Rclk	
T28d	Modem output delay		120		90	ns	
T29d	Delay from Modem input Change to interrupt		120		90	ns	100pf load
T30d	Delay from MCR read to Clear interrupt		80		60	ns	100 pf load
T31w	Clock pulse duration	50		35		ns	
T32w	Clock pulse duration	50		35		ns	
T33	Clock frequency		12		16	MHz	




Figure 1. Read Cycle Timing Waveform

# TG16C550M

UART with 16-byte FIFO




Figure 2. Write Cycle Timing Waveform




Figure 3. Transmitter Ready Mode “0” Timing Waveform




Figure 4. Transmitter Ready Mode “1” Timing Waveform

# TG16C550M

UART with 16-byte FIFO




Figure 5. Receive Ready Mode "0" Timing Waveform




Figure 6. Receive Ready Mode "1" Timing Waveform




Figure 7. Modem Control Timing Waveform





Figure 8. Clock Timing Waveform

# TG16C550M

UART with 16-byte FIFO





## 44 Pin PLCC Package Outline



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A	4.19	4.57	0.165	0.180
A1	2.29	3.08	0.090	0.120
e	1.27 TYP		0.050 TYP	
D/E	17.40	17.65	0.685	0.695
D1/E1	16.51	16.66	0.650	0.656
D2	14.99	16.00	0.590	0.630



40 Pin Dual In-Line Package Outline



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A	4.06	6.35	0.160	0.250
A1	0.38	1.78	0.015	0.070
e	2.54 TYP		0.100 TYP	
E	15.24	15.88	0.600	0.625
E1	12.32	14.73	0.485	0.580
D	50.29	53.21	1.980	2.095
eA	15.24	17.78	0.600	0.700


# TG16C550M

UART with 16-byte FIFO



## 48 Pin QFP Package Outline

LQFP: 7x7x1.4 mm      TQFP: 7x7x1.0 mm



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	0.05	0.15	0.002	0.006
A2 (TQFP)	0.95	1.05	0.037	0.041
A2 (LQFP)	1.35	1.45	0.053	0.057
b	0.17	0.27	0.007	0.011
c	0.09	0.20	0.004	0.008
e	0.50 TYP		0.02 TYP	
L	0.45	0.75	0.018	0.030
HD/HE	8.80	9.20	0.346	0.362
D/E	6.90	7.10	0.272	0.280



# TG16C550M

UART with 16-byte FIFO

---

NOTES:



## IMPORTANT NOTICES

Twist Semiconductor is a division of Twist Group, Incorporated. Twist's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Twist Group, Incorporated. Life support devices or systems are applications that may involve potential risks of death, personal injury, or severe property or environmental damages. These critical components are semiconductor products whose failure to perform can be reasonably expected to cause the failure of the life support system or device or to adversely impact its effectiveness or safety. The use of Twist Semiconductor's products in such devices or systems is done so fully at the customer's risk and liability.

As in all designs and applications, it is recommended that the customer apply sufficient safeguards and guardbands in both the design and operating parameters. Twist Semiconductor assumes no liability for customer applications assistance nor for customer's product design(s) that use Twist's products.

Twist Semiconductor warrants the performance of its products to the current specifications in effect at the time of sale per Twist's standard limited warranty. Twist Semiconductor imposes testing and quality control processes that it deems necessary to support this warranty. The customer should be aware that not all parameters are 100% tested for each device. Sufficient testing is done to insure product reliability in accordance with Twist's warranty.

Twist Semiconductor believes the information in this document to be accurate and reliable, but assumes no responsibility for any errors or omissions that may have occurred in its generation or printing. However, it is subject to change without notice. No responsibility is assumed by Twist Semiconductor to update or keep current the information contained in this document, or for its use, or for infringement of patent or other rights of third parties. Twist Semiconductor does not warrant or represent that any license, either expressed or implied, is granted to the user.

IBM PC/AT™ and PS/2™ are Trademarks of International Business Machines Corporation.  
CENTRONICS™ is the Trademark of Centronics Data Computer Corporation.